- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
8–6
Chapter 8: Using Black Boxes for HDL Subsystems
Subsystem Builder Design Example
The HDL import tutorial is complete. You can optionally compile your model for
synthesis or perform RTL simulation on your design by following similar procedures
to those described in the “Getting Started” .
Subsystem Builder Design Example
The Subsystem Builder block makes it easy for you to import the input and output
signals for a VHDL or Verilog HDL design into a Simulink subsystem.
If your HDL design contains any LPM or megafunctions that the HDL Import block
does not support, use the Subsystem Builder block. The Subsystem Builder block
also allows you to create your own Simulink simulation model from non-DSP Builder
blocks for faster simulation speed.
Unlike the HDL Import block, the Subsystem Builder block does not create a Simulink
simulation model for the imported HDL design.
f For more information about the Subsystem Builder block, refer to the block
description in the AltLab Library chapter in the DSP Builder Standard Blockset Libraries
section in volume 2 of the DSP Builder Handbook .
In addition to porting the HDL design to a Simulink subsystem, you must create the
Simulink simulation model for the block. The simulation models describes the
functionality of the particular HDL subsystem. The following options are available to
create Simulink simulation models:
■
■
■
■
■
Simulink generic library
Simulink blocksets (such as the DSP and Communications blocksets)
DSP Builder blockset
MATLAB functions
S-functions
1
You must add a Non-synthesizable Input block and a Non-synthesizable Output
block around any DSP Builder blocks in the subsystem.
The following section shows an example that uses an S-function to describe the
simulation models of the HDL code.
Creating a Black Box System
To create a black-box system, follow these steps:
1. In MATLAB, change the current directory to: < DSP Builder install path >
\DesignExamples\Tutorials\BlackBox\SubSystemBuilder
2. Click Open on the File menu. Select the filter8tap.mdl file and click OK .
3. Open the Simulink Library Browser and expand the AltLab library under the
Altera DSP Builder blockset .
4. Drag a Subsystem Builder block into your model.
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
November 2013 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件